DX9200 Board Manual
Picture

| MANUAL | DIAGRAM | JUMPERS | BIOS SETUP |

DX9200 MEMORY SETTINGS
The Cache Memory
Some Cache Memory Considerations
Cache Memory Configurations
Cache Memory Jumper Configurations
The Main Memory
Some Main Memory Considerations
Possible Main Memory Configurations
THE CACHE MEMORY                                                                               TOP
==================================================
This system board can support an optional 64KB, 128KB, 256KB, 512KB or 1MB external write back, direct-mapped cache.
 

SOME CACHE MEMORY CONSIDERATIONS                                  TOP
================================================== Since single bank cache installations (B, D, F) prevent the cache sub-system from using interleaving access, the "Auto Configuration" in the Advanced Chipset Setup must be disabled and the "Cache Read Wait State" must also be set to "3-2-2-2" to ensure proper operation.


CACHE MEMORY CONFIGURATIONS                                                 TOP
==================================================
Type    Total Cache        Bank 0        Bank 1       TAG Ram    Pieces
                                   (U33-36)      (U25-28)         (U32)
----------------------------------------------------------------------------------------------------
  A            64K               8K x 8        8K x 8          8K X 8           9
  B           128K             32K x 8                           8K X 8           5
  C           256K             32K x 8      32K x 8         32K X 8          9
  D           256K             64K x 8                          32K X 8          5
  E           512K             64K x 8      64K x 8         32K X 8          9
  F           512K            128K x 8                          32K X 8          5
  G         1024K            128K x 8    128K X 8         64K X 8          9
==================================================
 

CACHE MEMORY JUMPER CONFIGURATIONS                            TOP
==================================================
TYPE      CACHE              JUMPER JP9               JP10       JP11      JP12       JP13
----------------------------------------------------------------------------------------------------
  
A            64K                     OPEN                     OPEN     OPEN     OPEN     OPEN
    B           128K                 1 - 2, 3 - 4                  OPEN     OPEN     OPEN     SHORT
    C           256K                 2 - 3, 4 - 5                  OPEN     OPEN     SHORT   SHORT
    D           256K            1 - 2, 3 - 4, 5 - 6              OPEN     OPEN     SHORT   SHORT
    E           512K            2 - 3, 4 - 5, 6 - 7              OPEN     SHORT   SHORT   SHORT
    F           512K       1 - 2, 3 - 4, 5 - 6, 7 - 8          OPEN     SHORT   SHORT   SHORT
    G         1024K      2 - 3, 4 - 5, 6 - 7, 8 - 9          SHORT   SHORT   SHORT   SHORT
==================================================
 

THE MAIN MEMORY                                                                                   TOP
==================================================
There are 4 banks of 72 pin SIMM sockets on this board with each bank of 72 pin SIMM consisting of only one SIMM socket. The system board has auto-detection circuitry to sense which bank or banks are filled. Fill any SIMM module in the configurations listed below with Fast Page Mode, single or double sided memory.


SOME MAIN MEMORY CONSIDERATIONS                                      TOP
================================================== •Maximum memory on-board can not exceed 256 MB in any
 combination.
•The memory installed in banks 0 & 1 must be more than or equal to
 the memory installed in banks 2 & 3.
•If both of the SIMM sockets in any single group (i.e. banks 0 & 1)
 are filled then both of the SIMM modules must be of the same type. •However, you do not have to fill up a single group with SIMM
 modules before starting on the next. See below for more clarification
 on these considerations.
 

POSSIBLE MAIN MEMORY CONFIGURATIONS                              TOP
==================================================
           |-------------GROUP 1--------------| |-------------GROUP 2---------------|
#            BANK 0            BANK 1           BANK 2            BANK 3
----------------------------------------------------------------------------------------------------
1        256KB-16MB         NONE              NONE              NONE
2             NONE         256KB-16MB         NONE              NONE
3             NONE              NONE         256KB-16MB         NONE
4             NONE              NONE              NONE         256KB-16MB
5        256KB-16MB    256KB-16MB         NONE              NONE
6        256KB-16MB         NONE         256KB-16MB         NONE
7        256KB-16MB         NONE              NONE        256KB-16MB 
8             NONE          256KB-16MB   256KB-16MB         NONE
9             NONE          256KB-16MB        NONE         256KB-16MB
10           NONE              NONE         256KB-16MB    256KB-16MB
11      256KB-16MB     256KB-16MB   256KB-16MB          NONE
12           NONE          256KB-16MB   256KB-16MB    256KB-16MB
13      256KB-16MB     256KB-16MB        NONE         256KB-16MB
14      256KB-16MB         NONE         256KB-16MB    256KB-16MB
15      256KB-16MB     256KB-16MB   256KB-16MB    256KB-16MB


(C) 1997-1999 Amptron International Inc. Legal Notice.